Toshiba Introduces MIPI® CSI2 Interface Bridge IC Integrating De-Interlacing and Video Scaling Functions

Contributes to Reduce Video Preprocessing Load on Host Processors

TOKYO — (BUSINESS WIRE) — September 3, 2013Toshiba Corporation (TOKYO:6502) today announced that it has launched “T358749XBG”, an interface bridge IC from HDMI® to Mobile Industry Processor Interface (MIPI®) that integrates video de-interlacing and video scaling. Sample is available and mass production is scheduled to start in December this year.

Toshiba's MIPI(R) CSI2 Interface Bridge IC "T358749XBG" (Photo: Business Wire)

Toshiba's MIPI(R) CSI2 Interface Bridge IC "T358749XBG" (Photo: Business Wire)

The new IC’s integrated video preprocessing functions of video de-interlacing, video scaling and video format conversion replace software processing and significantly reduce memory bandwidth and video processing requirements on the host processors deployed in consumer electronics.

The IC supports multiple audio interfaces, including I2S, TDM, S/PDIF, and MIPI® Serial Low-power Inter-chip Media Bus (SLIMbus®), enabling use in a wide range of applications.

Key Features

1. Integrated video de-interlacing, video scaling and video format conversion, contributing to reduce memory bandwidth and video processing requirements on the host processors.

2. HDMI® 1.4 support

- Up to 1080P @ 60fps video format (RGB, YcbCr444: 24-bpp, YcbCr422 24-bpp)
- HDCP 1.3
- 3D support

3. Availability of any of the four audio interfaces: I2S, TDM, SPDIF or SLIMbus®

4. Maximum 1Gbps/lane link speed MIPI® CSI2 interface

5. Maximum 165MHz HDMI clock speed

Applications

A wide range of consumer electronics and industrial applications, such as smart set-top boxes, smart TVs, smart monitors, and small form-factor PCs

 

Main Specifications

Par Number   TC358749XBG
Input Interface

HDMI® 1.4
Clock speed 165MHz (Max)

Output Video Interface MIPI® CSI2 4 Data lanes (Up to 1Gbps/lane)
Output Audio Interface

I2S, TDM, SPDIF or SLIMbus®

Source Voltage

MIPI®/Core/PLL: 1.2V
HDMI®: 3.3V
I/O: 1.8V-3.3V

Package FPGA80 (7mm x 7mm, 0.65mm pitch)
Mass Production Schedule   December, 2013

1 | 2  Next Page »
Featured Video
Editorial
Jobs
Mechanical Engineer 3 for Lam Research at Fremont, California
Mechanical Engineer 2 for Lam Research at Fremont, California
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Equipment Engineer, Raxium for Google at Fremont, California
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Mechanical Manufacturing Engineering Manager for Google at Sunnyvale, California
Upcoming Events
Celebrate Manufacturing Excellence at Anaheim Convention Center Anaheim CA - Feb 4 - 6, 2025
3DEXPERIENCE World 2025 at George R. Brown Convention Center Houston TX - Feb 23 - 26, 2025
TIMTOS 2025 at Nangang Exhibition Center Hall 1 & 2 (TaiNEX 1 & 2) TWTC Hall Taipei Taiwan - Mar 3 - 8, 2025
Additive Manufacturing Forum 2025 at Estrel Convention Cente Berlin Germany - Mar 17 - 18, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise