NetSpeed’s Turing Brings Machine Learning to SoC Design

San Jose, California, Oct. 05, 2017 (GLOBE NEWSWIRE) -- NetSpeed Systems Inc., announced today the release of Turing, a solution for optimizing SoC interconnects that uses supervised learning to explore patterns in interconnect design data to home in on promising strategies quickly. Turning is the underlying cognitive engine that drives NetSpeed’s intelligent interconnect IP, tools and architecture framework and is targeted for addressing the needs of next-generation SoCs for cloud computing, automotive, mobile and IoT applications. 

0_int_Turing-ML-Engine.jpg
NetSpeed's Turing uses machine learning to find optimum SoC architecture and design solutions.


1_int_NetSpeedLong.JPG


"A new class of intelligent and autonomous applications is emerging, which includes autonomous vehicles, and even the fastest CPUs cannot meet the intensive processing demands," said Linley Gwennap, principal analyst at the Linley Group. "In many cases, OEMs are developing their own high-performance ASICs that blend a mix of CPU cores, computing clusters, GPUs and other computing resources and specialized accelerators. NetSpeed has taken an innovative approach to SoC design that uses machine learning technology to assist system architects in creating optimized designs that maximize the performance of heterogeneous multicore system-on-chip (SoC) for these next-generation applications. NetSpeed’s Turing is like having a guru architect on call to provide design advice. Processor architects can take Turing’s advice and then devote their time to solving the other hard problems in their SoC design."

"SoC architects are now faced with an almost impossible task," said Fred Weber, NetSpeed board member and industry luminary. "Due to the complexity of interactions among various components on today's heterogeneous SoCs, the design solution space is astronomically large. It takes a breakthrough technology like NetSpeed's Turing that automates the process and applies machine learning to find the optimal solution, one that is functionally and performance correct for all use cases." 

“We are pushing the boundary of what is possible to do with SoC design and architecture,” said Sundari Mitra, CEO and co-founder of NetSpeed Systems. “Turing, through the use of machine learning technology, is enabling a new crop of architectures and designs that deliver the unprecedented system performance and power efficiency necessary for today’s cutting-edge applications.”

Traditionally, architects have designed interconnects relying on their experience and making key design decisions such as choice of topology and routing based on gut feeling. However, this approach does not scale for heterogeneous systems where on-chip requirements are extremely diverse. 

Instead, NetSpeed uses a requirements-driven design flow where architects specify IP blocks, their basic connectivity, performance requirements, and system-centric use cases. Turing then uses machine learning to find optimum solutions. Each use case is evaluated for performance, power, area (PPA), FuSa requirements, and an interconnect implementation is suggested. Architects can review automatically generated results and fine-tune their implementations accordingly.  

About NetSpeed Systems

NetSpeed Systems provides scalable, coherent on-chip network IPs to SoC designers for a wide range of markets from mobile to high-performance computing and networking. NetSpeed's on-chip network platform delivers significant time-to-market advantages through a system-level approach, a high level of user-driven automation and state-of-the-art algorithms. NetSpeed Systems was founded in 2011 and is led by seasoned executives from the semiconductor and networking industries. The company is funded by top-tier investors from Silicon Valley. It is based in San Jose, California and has additional research and development facilities in Asia. For more information, visit www.netspeedsystems.com

Attachments:

A photo accompanying this announcement is available at http://www.globenewswire.com/NewsRoom/AttachmentNg/fa940550-6ca2-46f6-ac7e-7348c15c6b20

Attachments:

A photo accompanying this announcement is available at http://www.globenewswire.com/NewsRoom/AttachmentNg/1593c9d8-9e2a-40f2-9fb8-84a2086a8c60

Pauline Shulman
NetSpeed Systems
415-375-0303
pauline@pshulman.com

Featured Video
Editorial
Jobs
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Mechanical Engineer 3 for Lam Research at Fremont, California
Mechanical Manufacturing Engineering Manager for Google at Sunnyvale, California
Equipment Engineer, Raxium for Google at Fremont, California
Upcoming Events
Celebrate Manufacturing Excellence at Anaheim Convention Center Anaheim CA - Feb 4 - 6, 2025
3DEXPERIENCE World 2025 at George R. Brown Convention Center Houston TX - Feb 23 - 26, 2025
TIMTOS 2025 at Nangang Exhibition Center Hall 1 & 2 (TaiNEX 1 & 2) TWTC Hall Taipei Taiwan - Mar 3 - 8, 2025
Additive Manufacturing Forum 2025 at Estrel Convention Cente Berlin Germany - Mar 17 - 18, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise