Spectral releases Silicon proven High Speed Low Power SRAM compilers in the 40/45nm CMOS/RFSOI process nodes targeted for a wide range of IOT & 5G Applications

Memory Compilers, IOT devices, 5G applications, wireless, SRAM, MemoryIP, DAC 2018

SOMERVILLE, N.J., June 22, 2018 (GLOBE NEWSWIRE) -- Spectral Design & Test Inc. (SDT) today announced that their lead customers are integrating dozens of configurations of SRAM & Register File macros generated by Memory compilers developed in 40/45nm bulk CMOS & RFSOI nodes across multiple foundries. Mobile applications like home automation to energy measurement devices require increased intelligence to make decisions resulting in a requirement for energy efficient microcontrollers that require low power, high density memories. SDT customers have done multiple tape outs and are ramping up production of their extreme low power IOT devices using SDT’s best in class differentiated low power, high speed memory macros.

Memory Compilers developed in the 45/40nm node support embedded & non-embedded flash processes. They use a combination of high density & high speed bit cells to generate RAM macros. Spectral software and methodology analyze bit cells for cell stability at extreme conditions including low voltage and aging effects. Low power retention modes are achieved by proprietary source biasing design technique finetuned across operational voltages. The Spectral-RAM architecture interprets the sequence of Read/Write patterns and makes appropriate adjustments to the self timed circuits to achieve extremely low dynamic power voltages. With appropriate levels of read & write assist, Spectral designs can seamlessly support dynamic voltage scaling without stressing devices. "High capacity, low power SRAMs are a challenge in low power 40nm process nodes because these present a unique challenge of designing with weak, highly variable bit cells at reduced supply voltages,” said Deepak Mehta, President & CEO of SDT. Aside from low power IOT applications, there is a rise in demand for 5G devices that can operate at very high speed. Many applications such as these are well suited to RFSOI process nodes. Using a combination of silicon proven architectures and a robust Memory Development Platform, we can generate Memory Designs with the highest Quality standards required by the most demanding customers.” Spectral will be demonstrating their Memory Development & Delivery Platform at the Design Automation Conference from June25-June28.

For more information about Spectral’s Silicon Proven Memory IP, please reach out to us at  Email Contact

Or check out our website at:  www.spectral-dt.com

Featured Video
Editorial
Jobs
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Equipment Engineer, Raxium for Google at Fremont, California
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Mechanical Manufacturing Engineering Manager for Google at Sunnyvale, California
Principal Engineer for Autodesk at San Francisco, California
Upcoming Events
FABTECH Orlando 2024 at Orange County Convention Center Orlando FL - Oct 15 - 17, 2024
TIMTOS 2025 at Nangang Exhibition Center Hall 1 & 2 (TaiNEX 1 & 2) TWTC Hall Taipei Taiwan - Mar 3 - 8, 2025
Automate 2025 at Detroit, Michigan, USA MI - May 12 - 15, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise