Valtrix Broadens Support For RISC-V Design Verification With Latest Updates To STING

BANGALORE, India, Dec. 8, 2020 — (PRNewswire) — Valtrix Systems, provider of design verification products for building functionally correct CPU and system-on-chip implementations, today announced the availability of version 1.9.0 of STING design verification tool for RISC-V based CPU and SoC implementations.

The latest update to STING includes the support to verify all the recent changes to the RISC-V user and privilege specifications, which include the latest draft versions of the vector and bit manipulation standard extensions. Preliminary support for the draft version of the RISC-V hypervisor extension has also been added to enable testing of virtualization use-cases. The new version also enables the capability of on-target test generation in STING for the post-silicon testing needs of RISC-V along with a new self-contained mode of execution which enables the ability of generation and execution of standalone STING tests.

"Verifying the compliance and functional correctness is a critical step in the development of CPU and SoC designs." said Shajid Thiruvathodi, CTO of Valtrix. "As the RISC-V specification continues to evolve and support more features and extensions, it becomes very important to have mature and versatile verification tools which can scale according to the complexity of the implementation. STING meets this need and enables adopters of RISC-V to verify and debug their designs quickly, easily and more efficiently".

The latest version of STING will be available for demonstration at the upcoming 3rd RISCV Summit from December 8-10. Attendees can arrange meetings to discuss about STING and its support for RISC-V implementations by writing to contact@valtrix.in.

For more information on Valtrix's design verification technology and products, visit https://www.valtrix.in

About Valtrix's STING Design Verification Tool

STING, the flagship product of Valtrix, is a design verification platform for RISC-V based implementations. It can be configured to generate portable bare-metal programs containing selfchecking architecturally-correct test stimulus, which can then be enabled on simulation, FPGA prototypes, emulation or silicon. STING also provides a RISC-V architecture verification suite to provide users an easy ramp into verification readiness.

Connect with Valtrix at:

Twitter: @ValtrixSystems
LinkedIn: https://www.linkedin.com/company/valtrix-systems

Media Contact:
Shubhodeep Roy Choudhury
Email Contact
valtrix-marketing@valtrix.in

 

Cision View original content: http://www.prnewswire.com/news-releases/valtrix-broadens-support-for-risc-v-design-verification-with-latest-updates-to-sting-301187370.html

SOURCE Valtrix Systems

Contact:
Company Name: Valtrix Systems
+91-9845735129

Featured Video
Editorial
Jobs
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Equipment Engineer, Raxium for Google at Fremont, California
Mechanical Manufacturing Engineering Manager for Google at Sunnyvale, California
Machine Learning Engineer 3D Geometry/ Multi-Modal for Autodesk at San Francisco, California
Upcoming Events
FABTECH Orlando 2024 at Orange County Convention Center Orlando FL - Oct 15 - 17, 2024
TIMTOS 2025 at Nangang Exhibition Center Hall 1 & 2 (TaiNEX 1 & 2) TWTC Hall Taipei Taiwan - Mar 3 - 8, 2025
Automate 2025 at Detroit, Michigan, USA MI - May 12 - 15, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise