Cadence Virtuoso Spectre With Turbo Technology Adopted by National Semiconductor

SAN JOSE, CA -- (MARKET WIRE) -- Jun 16, 2008 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, announced today that National Semiconductor, a leader in energy-efficient analog integrated circuits, has adopted the new version of the Cadence® Virtuoso® Spectre® Circuit Simulator, featuring "turbo" technology for advanced performance with no degradation in SPICE accuracy.

With the increase of complexity that accompanies ever-growing analog and mixed-signal ICs, transistor-level verification is a growing bottleneck in the overall custom IC development process. National is addressing this problem by using the Spectre simulator to verify its large, complex production analog ICs. The Spectre simulator, with its recently announced turbo technology, enables National to improve simulation runtime for design verification -- accelerating time to market -- with no loss in SPICE accuracy.

"The new turbo technology in the Spectre simulator has reduced the simulation runtime of our complex analog circuits -- such as ADCs and high speed PLLs -- up to six times over traditional SPICE simulators -- and without any loss of accuracy," said Sury Maturi, director for National Semiconductor's Design Automation Group. "We are integrating this new turbo technology into National's design environment and plan on deploying it to all our design centers worldwide where Spectre has been used in our production flow for many years as our standard SPICE simulator."

The Spectre turbo technology, which includes advanced device model analysis techniques and a built-in multi-threaded algorithm, addresses a broad variety of challenges across all analog design methodologies and process nodes by delivering a five to 10 times performance gain over existing solutions without any loss in accuracy. The turbo technology also efficiently analyzes the potential impact of physical parasitics that can threaten designs in advanced process nodes, delivering up to 10 to 20 times performance gains for designs with large amounts of parasitics.

"We are pleased that National Semiconductor is taking advantage of the advanced performance benefits of the turbo technology we've brought to our Virtuoso Spectre simulator," said Sandeep Mehndiratta, product marketing director at Cadence. "We're continuing to improve performance to address our customers' analog simulation requirements for their challenging complex analog designs, enabling them to ensure silicon success and meet their time-to-market goals."

The turbo technology was introduced in April as a key element of Cadence's advanced node solutions. The Virtuoso Spectre Circuit Simulator provides fast, accurate SPICE-level simulation for tough analog and mixed-signal circuits. A part of Virtuoso Multi-Mode Simulation, it is tightly integrated with the Virtuoso platform and provides detailed transistor-level analysis in multiple domains. Its superior architecture also allows for low memory consumption and high-capacity analysis.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2007 revenues of approximately $1.6 billion, and has approximately 5,100 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence, Spectre and Virtuoso are registered trademarks, and the Cadence logo is a trademark of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226

Email Contact


Featured Video
Editorial
Jobs
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Mechanical Engineer 2 for Lam Research at Fremont, California
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Equipment Engineer, Raxium for Google at Fremont, California
Mechanical Engineer 3 for Lam Research at Fremont, California
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Upcoming Events
Celebrate Manufacturing Excellence at Anaheim Convention Center Anaheim CA - Feb 4 - 6, 2025
3DEXPERIENCE World 2025 at George R. Brown Convention Center Houston TX - Feb 23 - 26, 2025
TIMTOS 2025 at Nangang Exhibition Center Hall 1 & 2 (TaiNEX 1 & 2) TWTC Hall Taipei Taiwan - Mar 3 - 8, 2025
Additive Manufacturing Forum 2025 at Estrel Convention Cente Berlin Germany - Mar 17 - 18, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise