Arasan to demonstrate its MIPI DSI, CSI, C-PHY and D-PHY IP Cores at the 2018 MIPI DevCon Seoul
[ Back ]   [ More News ]   [ Home ]
Arasan to demonstrate its MIPI DSI, CSI, C-PHY and D-PHY IP Cores at the 2018 MIPI DevCon Seoul

Arasan Chip Systems a leading provider of mobile storage IP will demonstrate its seamlessly integrated MIPI CSI, DSI, C-PHY and D-PHY IP Cores at MIPI DevCon Seoul.

Oct 11, 2018, San Jose, CA: Arasan today announced that they will demonstrate their Total IP Solution for MIPI Imaging and Display at the MIPI Member Meeting Asia to be held in Seoul between the dates of Oct 15-19, 2018. The demonstration will be part of Test Evolution’s MIPI C-PHY and D-PHY Compliance Tester which features Arasan’s C/D-PHY Combo fabricated at TSMC along with it’s CSI and DSI IP Cores.  The demonstration will be viewable at the Arasan booth in the exhibits area.

Arasan is one of the sponsors of the MIPI Event in Seoul.

Arasan has been a contributor member of the MIPI Association since 2005 . We also announced the Industry’s first IP for the MIPI Standards including the MIPI CSIâ„ ,MIPI CSI-2â„ , MIPI DSIâ„ , MIPI DSI-2â„ , MIPI C-PHYâ„ , MIPI D-PHYâ„ , MIPI M-PHY® IP cores. Arasan today offers the broadest MIPI IP Portfolio with over a billion Arasan MIPI IP based chips in production.

Availability

The Arasan MIPI C-PHY and D-PHY IP Core are available immediately for 12nm, 16nm, 28nm and 40nm SoC Designs seamlessly integrated with its DSI v1.2 and CSI 1.2 IP Cores.

About Arasan

Arasan Chip Systems is a leading provider of Total IP Solutions for mobile, automobile and Drone SoC’s. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, HDK, software and optional customization services for mobile connectivity and storage standards. Arasan’s Total IP products serve system architects and chip design teams in applications that require silicon-proven, validated IP, delivered with the ability to integrate and verify both digital, analog and software components in the shortest possible time with the lowest risk.