14.12  Bibliography

Books by Feugate and McIntyre [ 1988], Cheng and Agrawal [ 1989], and Fritzemeier, Nagle, and Hawkins [ 1989] contain explanations of basic testing terms and techniques. The book by Abramovici, Breuer, and Friedman [ 1990] is an advanced undergraduate and graduate-level review of test techniques. Needham’s [ 1991] book reviews wafer and package testing. The text by Russell and Sayers [ 1989] is an undergraduate-level text with explanations of test algorithms. Turino’s [ 1990] book covers a wide range of testing topics.

There are a number of books with collections of research papers on test, including works by Eichelberger, Lindblom, Waicukauski, and Williams [ 1991]; Lombardi and Sami [ 1987]; Williams [ 1986]; and Zobrist [ 1993]. Tsui’s book contains a review of scan test and a large bibliography [ 1987]. The book by Ghosh, Devadas, and Newton [ 1992] describes test-generation algorithms for state machines at a level intended for CAD researchers. Bardell, McAnney, and Savir [ 1987] focus on pseudorandom BIST. A book by Yarmolik [ 1990] covers BIST and signature analysis; a second book by Yarmolik and Kachan [ 1993] concentrates on self-test. Books by Lavagno and Sangiovanni-Vincentelli [ 1993] and by Lee [ 1997] are advanced works on the integration of test synthesis and logic synthesis. The text by Jha and Kundu [ 1990] covers reliability in design. The book by Bhattacharya and Hayes [ 1990] covers modeling for testing (and includes a good description of the D and PODEM algorithms). There are alternative ASIC test techniques that we have not covered. For example, Chandra’s paper describes the CrossCheck architecture for gate arrays [ 1993]. A book by Chakradhar, Agrawal, and Bushnell [ 1991] covers neural models for testing.

The major conferences in the area of test are the International Test Conference, known as the ITC (TK7874.I593, ISSN 0743-1686), the International Test Symposium (TK7874.I3274, ISBN depends on year), and the European Design and Test Conference (TK7888.4.E968, 1994: ISBN 0-8186-5410-4). The IEEE International Workshop on Memory Technology, Design, and Testing (TK7895.M4.I334) is a conference on memory testing. US DoD standard procedure 5012 of Mil-Std-883 sets requirements for simulation algorithms, fault collapsing, undetectable faults, potential detection, and detection strobing (see also IEEE Design & Test Magazine, Sept. 1993, pp. 68–79).

The IEEE has published a series of tutorials on test: VLSI Support Technologies: Computer-Aided Design, Testing, and Packaging, TK7874.T886, 1982; VLSI Testing & Validation Techniques, ISBN 0818606681, TK7874.T8855, 1985; Test Generation for VLSI Chips, ISBN 081868786X, TK7874.T8857, 1988.

The Waveform and Vector Exchange Specification ( WAVES ), IEEE Std 1029.1-1991 [ IEEE 1029.1-1991], is a standard representation for digital stimulus and response for both design and test and allows digital stimulus and response information to be exchanged between different simulation and test tools. The syntax of WAVES is a subset of VHDL. WAVES was developed by the WAVES Analysis and Standardization Group ( WASG ). The WASG was jointly sponsored by the Automatic Test Program Generation (ATPG) subcommittee of the Standards Coordination Committee 20 ( SCC20) and the Design Automation Standards Subcommittee ( DASS ) of the Computer Society.

[ Chapter start ] [ Previous page ] [ Next page ]