Virage Logic Strengthens Low Power IP Product Portfolio with Availability of 65nm CPF-Enabled Ultra-Low-Power Standard Cell Libraries

Virage Logic Corporation (NASDAQ:VIRL), the semiconductor industry's trusted IP partner and pioneer in Silicon Aware IP, today announced the availability of Common Power Format (CPF) enabled 65-nanometer (nm) Standard Cell logic libraries. Virage Logics 65nm Ultra-Low-Power (ULP) product offering will help enable customers to manage low-power design projects targeting applications in the rapidly expanding mobile consumer market which require advanced power-lowering design techniques such as power shut-down, state retention and multiple voltage islands.

Virage Logics SiWare Logic Ultra Low-Power Standard Cell libraries now include CPF technology views that identify specialized cells available in the library to enable advanced power saving capabilities. Included are always-on cells, isolation cells, level shifter cells, power switch cells and state retention cells to support a full range of advanced low-power techniques. CPF, a Silicon Integration Initiative (Si2)-standard power intent format, is used for specifying power-saving techniques early in the design process, thereby allowing sharing and reuse of low-power intelligence throughout the design process. CPF enables all design, verification, implementation, and technology-related power objectives to be captured early in the design process and allows for application of that data consistently from RTL to GDSII for improved designer productivity.

We are seeing increasing demand for CPF support from our customers who wish to minimize chip power consumption, said Brani Buric, vice president of product marketing and strategic foundry relationships for Virage Logic. As an integral part of the SoC design ecosystem, we are delivering CPF with our libraries to help our customers unambiguously define power management intent up front in the design process and shorten their design cycles.

We are pleased that Virage Logic is providing pre-qualified CPF-enabled logic libraries to customers adopting advanced power-saving design techniques, said Pankaj Mayor, group director, business enablement at Cadence Design Systems. Using the Cadence Low-Power Solution and Virage Logic libraries, customers will be able to take advantage of productivity gains and meet their low-power product design requirements.

Virage Logic has completed its first customer delivery of the 65nm libraries and expects to expand CPF support to other advanced node libraries based on customer request throughout the year.

About SiWare Logic Libraries

The SiWare Logic product line includes yield-optimized standard cells for a wide variety of design applications with multiple threshold process variants. SiWare Logic libraries are offered using three separate architectures to optimize circuits for Ultra-High-Density, High-Speed, or general use. SiWare Ultra-Low-Power extension libraries provide designers with the most advanced power management capabilities.

About Virage Logic

Founded in 1996, Virage Logic Corporation (NASDAQ:VIRL) rapidly established itself as a technology and market leader in providing advanced embedded memory intellectual property (IP) for the design of complex integrated circuits. Today, as the semiconductor industry's trusted IP partner, the company's Silicon Aware IP offering (embedded memories, logic libraries and I/Os) includes silicon behavior knowledge for increased predictability and manufacturability. Through its recent acquisition of Ingot Systems, the company has expanded its product offering to include Application Specific IP (ASIP) solutions such as Double Data Rate (DDR) Memory Controllers and design services. Virage Logic's highly differentiated product portfolio provides higher performance, lower power, higher density and optimal yield to foundries, integrated device manufacturers (IDMs) and fabless customers who develop products for the consumer, communications and networking, hand-held and portable, computer and graphics, automotive, and defense markets. The company uses its FirstPass-Silicon Characterization Lab for certain products to help ensure high quality, reliable IP across a wide range of foundries and process technologies. The company also prides itself on providing superior customer support and was named the 2006 Customer Service Leader of the Year in the Semiconductor IP Market by Frost & Sullivan. Headquartered in Fremont, California, Virage Logic has R&D, sales and support offices worldwide. For more information, visit www.viragelogic.com.

Safe Harbor Statement under the Private Securities Litigation Reform Act of 1995:

Statements made in this news release, other than statements of historical fact, are forward-looking statements, including, for example, statements relating to company trends, business outlook and technology leadership. Forward-looking statements are subject to a number of known and unknown risks and uncertainties, which might cause actual results to differ materially from those expressed or implied by such statements. These risks and uncertainties include Virage Logic's ability to improve its operations; its ability to forecast its business, including its revenue, income and order flow outlook; Virage Logic's ability to execute on its strategy; Virage Logic's ability to continue to develop new products and maintain and develop new relationships with third-party foundries and integrated device manufacturers; adoption of Virage Logic's technologies by semiconductor companies and increases or fluctuations in the demand for their products; the company's ability to overcome the challenges associated with establishing licensing relationships with semiconductor companies; the company's ability to obtain royalty revenues from customers in addition to license fees, to receive accurate information necessary for calculating royalty revenues and to collect royalty revenues from customers; business and economic conditions generally and in the semiconductor industry in particular; competition in the market for semiconductor IP platforms; and other risks including those described in the company's Annual Report on Form 10-K for the period ended September 30, 2007, and in Virage Logic's other periodic reports filed with the SEC, all of which are available from Virage Logic's website ( www.viragelogic.com ) or from the SEC's website ( www.sec.gov ), and in news releases and other communications. Virage Logic disclaims any intention or duty to update any forward-looking statements made in this news release.

1 | 2  Next Page »
Featured Video
Editorial
Jobs
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Mechanical Engineer 3 for Lam Research at Fremont, California
Mechanical Manufacturing Engineering Manager for Google at Sunnyvale, California
Equipment Engineer, Raxium for Google at Fremont, California
Upcoming Events
Formnext 2024 - Additive Manufacturing (AM) and industrial 3D Printing at Messe Frankfurt, Messeparkhaus Rebstock, 60327 Frankfurt am Main Frankfurt Germany - Nov 19 - 22, 2024
Celebrate Manufacturing Excellence at Anaheim Convention Center Anaheim CA - Feb 4 - 6, 2025
3DEXPERIENCE World 2025 at George R. Brown Convention Center Houston TX - Feb 23 - 26, 2025
TIMTOS 2025 at Nangang Exhibition Center Hall 1 & 2 (TaiNEX 1 & 2) TWTC Hall Taipei Taiwan - Mar 3 - 8, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise